

# Colossus 15/17 DIS\_OPT Schematic IVY Bridge (rPGA989) Intel PCH (Panther Point)

REV:-1  
2012-01-05.

DY:No stuff  
DIS\_OPT:DISCRTE OPTIMUS installed  
DY\_35W:No stuff on 35W CPU  
DY\_45W:No stuff on 45W CPU  
CR\_Balen17:Stuff for 17"  
CR\_Goya:Stuff for 15"

<Core Design>

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Cover Page**

Size  
A4

Document Number


**Colossus**

Rev  
**1**

Date: Wednesday, January 04, 2012

Sheet 1 of 103

# COLOSSUS Block Diagram



SYSTEM DC/DC		CPU DC/DC	
TPS51461 48		VT1323 42~44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
5V_S5	VCCSA=0D85V_S0	DCBATOUT (5V_S5)	VCC_CORE
SYSTEM DC/DC		SYSTEM DC/DC	
SN1003055RUWR 45		RT8223M 5V/3D3V 41	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
5V_S5/3D3V_S5	1D05V_S0	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5	
SYSTEM DC/DC		SYSTEM DC/DC	
RT8207MZ 46		VT1323 42~44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3	DCBATOUT (5V_S5)	VCC_GFXCORE
GFX DC/DC		VGA	
VT1323 42~44		NCP3218G 92	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT (5V_S5)	VCC_GFXCORE	DCBATOUT	VGA_CORE
CHARGER		SYSTEM DC/DC	
BQ24738 40		RT8068A 47	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
AD+ BT+	DCBATOUT	3D3V_S5	1D8V_S0
SYSTEM DC/DC		SYSTEM DC/DC	
VT385FCX 93		Switches 36	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
3D3V_S0 1D5V_S0 1D5V_S3	3D3V_VGA_S0 1D5V_VGA_S0 1V05_VGA_S0	1D5V_S3 5V_S5 3D3V_S5	1D5V_S0 5V_S0 3D3V_S0
PCB LAYER (DISCRETE)		PCB LAYER (DISCRETE)	
L1:Top L5:VCC L2:GND L6:Signa L3:Signal L7:GND L4:Signal L8::Bottom		L1:Top L5:VCC L2:GND L6:Signa L3:Signal L7:GND L4:Signal L8::Bottom	

PCH/Strapping Chief River Schematic Checklist Rev0.72

Name	Schematics Notes
SPKR	<b>Reboot option at power-up</b> <b>Default Mode:</b> Internal weak Pull-down. <b>No Reboot Mode with TCO Disabled:</b> Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	<b>Enable Danbury:</b> Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. <b>Disable Danbury:</b> Left floating, no pull-down required.
NV_ALE	<b>Enable Danbury:</b> Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] <b>Disable Danbury:</b> Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low(0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality. High(1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality. Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	<b>Default = Do not connect (floating)</b> High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIe Routing

LANE1	N/A
LANE2	17"Card Reader
LANE3	15"Card Reader
LANE4	Mini Card1(WLAN)
LANE5	N/A
LANE6	Intel GBE LAN / LAN
LANE7	N/A
LANE8	N/A

USB2.0 Table

Pair	Device
0	USB 3.0 I/O CONN. 1
1	N/A
2	USB 3.0 I/O CONN. 2
3	USB 3.0 I/O CONN. 3
4	FREE
5	BT WLAN combo
6	FREE
7	FREE
8	Fingerprint
9	USB 2.0 I/O CONN.
10	Camera
11	FREE
12	FREE
13	FREE

USB3.0 Table

USB	
Pair	Device
1	I/O CONN. 1
2	FREE
3	I/O CONN. 2
4	I/O CONN. 3

Processor Strapping Chief River Schematic Checklist Rev0.72

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	<b>PCI-Express Static Lane Reversal</b>	<b>1:</b> Normal Operation. <b>0:</b> Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		<b>Disabled</b> - No Physical Display Port attached to Embedded DisplayPort. <b>1:</b> Embedded DisplayPort. <b>0:</b> Enabled - An external Display Port device is connectd to the EMBEDDED display Port	0
CFG[6:5]	<b>PCI-Express Port Bifurcation Straps</b>	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	<b>PEG DEFER TRAINING</b>	<b>1:</b> PEG Train immediately following xxRESETB de assertion <b>0:</b> PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails	
		ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_S0 VCCSA_OD85V OD75V_S0 VCC_CORE VCC_SFPCORE 3D3V_VGA_S0 1D5V_VGA_S0 1D05V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.9 - 0.675V 0.75V 0.35V to 1.5V 0.4 to 1.25V 3.3V 1D5V 1D05V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
1D05V_LAN	1.05V	S0/M0, SX/M3	ON whenever iAMT is active
3D3V_M 1D05V_M	3.3V 1.05V	S0/M0, SX/M3, WOL_EN	ON for iAMTLegacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and 3D3V_S5 in Sx

SATA Table

SATA	
Pair	Device
0	HDD1
1	mSATA
2	HDD2
3	N/A
4	ODD
5	N/A

SMBus ADDRESSES

I 2 C / SMBus Addresses		Ref Des	Chief River CRV	
Device			Address	Hex Bus
EC SMBus 1 Battery CHARGER				BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP				SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
PCH SMBus SO-DIMM (SPD) SO-DIMM (SPD) Digital Pot G-Sensor MINI				PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

<Core Design>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b><i>Table of Content</i></b>			
Size	Document Number	Rev	
A3	<b>Colossus</b>	1	
Date:	Monday, December 26, 2011	Sheet	3 of 103

# IVY BRIDGE PROCESSOR (DMI,DP,PEG,FDI)

Note:  
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:  
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:  
Lane reversal does not apply to FDI sideband signals.

DP Compensation, within 500mil

NOTE: EDP\_HPD  
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns.  
If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up resistor on the motherboard.  
This signal can be left as no connect if entire eDP interface is disabled.

Signal Routing Guideline:  
EDP\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.  
EDP\_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE:  
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

2ND = 62.10055.321  
3RD = 62.10055.551


Hand control CPU1 P/N

1st 633996-302  
2nd 633996-501  
3rd 633996-301

PEG Compensation

NOTE:  
If PEG is not implemented, the RX&TX pairs can be left as No Connect

Signal Routing Guideline:  
PEG\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.  
PEG\_ICOMPI & PEG\_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.





633996-302


<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU(1/7): DMI/PEG/FDI			
Size	Document Number	Rev	
A3	Colossus	1	
Date:	Wednesday, January 04, 2012	Sheet	4 of 103









# CPU(5/7) IVY BRIDGE PROCESSOR (GRAPHICS POWER)

M3 - Processor Generated SO-DIMM VREF\_DQ


33A

VCC\_GFXCORE

470U\*2 22U\*6

## POWER


Under Socket and Closed to CPU



VCC\_GFXCORE


22U\*6

Closed to CPU Socket



1.5A

1D8V\_S0



CPU1G

IVY-BRIDGE

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

VCCSA1

VCCSA2

VCCSA3

VCCSA4

VCCSA5

VCCSA6

VCCSA7

VCCSA8

VCCSA9

VCCSA10

VCCSA11

VCCSA12

VCCSA13

VCCSA14

VCCSA15

VCCSA16

VCCSA17

VCCSA18

VCCSA19

VCCSA20

VCCSA21

VCCSA22

VCCSA23

VCCSA24

VCCSA25

VCCSA26

VCCSA27

VCCSA28

VCCSA29

VCCSA30

VCCSA31

VCCSA32

VCCSA33

VCCSA34

VCCSA35

VCCSA36

VCCSA37

VCCSA38

VCCSA39

VCCSA40

VCCSA41

VCCSA42

VCCSA43

VCCSA44

VCCSA45

VCCSA46

VCCSA47

VCCSA48

VCCSA49

VCCSA50

VCCSA51

VCCSA52

VCCSA53

VCCSA54

VCCSA55

VCCSA56

VCCSA57

VCCSA58

VCCSA59

VCCSA60

VCCSA61

VCCSA62

VCCSA63

VCCSA64

VCCSA65

VCCSA66

VCCSA67

VCCSA68

VCCSA69

VCCSA70

VCCSA71

VCCSA72

VCCSA73

VCCSA74

VCCSA75

VCCSA76

VCCSA77

VCCSA78

VCCSA79

VCCSA80

VCCSA81

VCCSA82

VCCSA83

VCCSA84

VCCSA85

VCCSA86

VCCSA87

VCCSA88

VCCSA89

VCCSA90

VCCSA91

VCCSA92

VCCSA93

VCCSA94

VCCSA95

VCCSA96

VCCSA97

VCCSA98

VCCSA99

VCCSA100

VCCSA101

VCCSA102

VCCSA103

VCCSA104

VCCSA105

VCCSA106

VCCSA107

VCCSA108

VCCSA109

VCCSA110

VCCSA111

VCCSA112

VCCSA113

VCCSA114

VCCSA115

VCCSA116

VCCSA117

VCCSA118

VCCSA119

VCCSA120

VCCSA121

VCCSA122

VCCSA123

VCCSA124

VCCSA125

VCCSA126

VCCSA127

VCCSA128

VCCSA129

VCCSA130

VCCSA131

VCCSA132

VCCSA133

VCCSA134

VCCSA135

VCCSA136

VCCSA137

VCCSA138

VCCSA139

VCCSA140

VCCSA141

VCCSA142

VCCSA143

VCCSA144

VCCSA145

VCCSA146

VCCSA147

VCCSA148

VCCSA149

VCCSA150

VCCSA151

VCCSA152

VCCSA153

VCCSA154

VCCSA155

VCCSA156

VCCSA157

VCCSA158

VCCSA159

VCCSA160

VCCSA161

VCCSA162

VCCSA163

VCCSA164

VCCSA165

VCCSA166

VCCSA167

VCCSA168

VCCSA169

VCCSA170

VCCSA171

VCCSA172

VCCSA173

VCCSA174

VCCSA175

VCCSA176

VCCSA177

VCCSA178

VCCSA179

VCCSA180

VCCSA181

VCCSA182

VCCSA183

VCCSA184

VCCSA185

VCCSA186

VCCSA187

VCCSA188

VCCSA189

VCCSA190

VCCSA191

VCCSA192

VCCSA193

VCCSA194

VCCSA195

VCCSA196

VCCSA197

VCCSA198

VCCSA199

VCCSA200

VCCSA201

VCCSA202

VCCSA203

VCCSA204

VCCSA205

VCCSA206

VCCSA207

VCCSA208

VCCSA209

VCCSA210

VCCSA211

VCCSA212

VCCSA213

VCCSA214

VCCSA215

VCCSA216

VCCSA217

VCCSA218

VCCSA219

VCCSA220

VCCSA221

VCCSA222

VCCSA223

VCCSA224

VCCSA225

VCCSA226

VCCSA227

VCCSA228

VCCSA229

VCCSA230

VCCSA231

VCCSA232

VCCSA233

VCCSA234

VCCSA235

VCCSA236

VCCSA237

VCCSA238

VCCSA239

VCCSA240

VCCSA241

VCCSA242

VCCSA243

VCCSA244

VCCSA245

VCCSA246

VCCSA247

VCCSA248

VCCSA249

VCCSA250

VCCSA251

VCCSA252

VCCSA253

VCCSA254

VCCSA255

VCCSA256


VCCSA257

VCCSA258

VCCSA259


VCCSA260</






Sheet 9 of 103

**IVY BRIDGE PROCESSOR (RESERVED)**



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training



**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>CPU(7/7): CFG/RSVD/DDR3 VRE</b>			
Size A3	Document Number		Rev
	<b>Colossus</b>		<b>1</b>
Date:	Tuesday, December 27, 2011	Sheet 10 of	103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU XDP

Size

A3

Document Number

Colossus

Rev

1

Date: Monday, December 26, 2011

Sheet 11 of 103

( Blanking )

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

A3

Colossus

1

Date: Monday, December 26, 2011

Sheet 12 of 103

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

AOAC

Size

A3

Document Number

Colossus

Rev


1

Date: Monday, December 26, 2011

Sheet 13 of 103

# DIMM1 REVERSED

M\_A\_DQS#7[7:0] 6  
 M\_A\_DQS#7[7:0] 6  
 M\_A\_A[15:0] 6




<Core Design>

緯創資通

Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title	DDR3 SO-DIMM1		
Size	Document Number	Colossus	Rev 1
Custom			
Date:	Wednesday, January 04, 2012	Sheet 14	of 103

## ***DIMM2 REVERSED***





(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size  
A3


Document Number  
Colossus


Rev  
1

Date: Monday, December 26, 2011

Sheet 16 of 103








Signal Name	Platform With M3 Support (e.g., Intel AMT)	Platform Without M3 Support
SUSPWRDNACK(GPIO30)	Required	Required
ACPRESENT(GPIO31)	Required	Required
SLP_A#	Required	(Tie to SLP_S3#) Note: If SLP_S3# is not routed from PCH to EC, then SLP_A# becomes required from Intel ME-EC prespecrvice.

## PCH(4/9)



&lt;Core Design&gt;

緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH(4/9): LVDS/CRT/DDI

Size  
A3

Document Number

Colossus

Rev  
1

Date: Wednesday, January 04, 2012

Sheet 20 of 103

## USB2.0 Table




























USB	
Pair	Device
0	USB 3.0 I/O CONN.
1	N/A
2	USB 3.0 I/O CONN.
3	USB 3.0 I/O CONN.
4	FREE
5	BT WLAN combo
6	FREE
7	FREE
8	Fingerprint
9	USB 2.0 CONN(Debug)
10	Camera
11	FREE
12	FREE
13	FREE

## USB3.0 Table

USB	
Pair	Device
1	I/O CONN. 1 LEFT_DOWN
2	FREE
3	I/O CONN. 2 LEFT_UP
4	I/O CONN. 3 RIGHT_UP

BOOT BIOS Strap


BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)








***PCH(7/9)***



**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>PCH(7/9): PWR1</b>			
Size A3	Document Number	Rev	
	<b>Colossus</b>	<b>1</b>	
Date:	Monday, December 26, 2011	Sheet	23 of 103



<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH(8/9): PWR2		
Size	Document Number		Rev		
A3			Colossus		1
Date:	Tuesday, December 27, 2011		Sheet	24	of 103

# PCH(9/9)

PCH11			9 OF 10
AY4	VSS159	VSS259	H46
AY42	VSS160	VSS260	K18
AY46	VSS161	VSS261	K26
AY8	VSS162	VSS262	K39
B11	VSS163	VSS263	K46
B15	VSS164	VSS264	K7
B19	VSS165	VSS265	L18
B23	VSS166	VSS266	L2
B27	VSS167	VSS267	L20
B31	VSS168	VSS268	L26
B35	VSS169	VSS269	L28
B39	VSS170	VSS270	L36
B7	VSS171	VSS271	L48
F45	VSS172	VSS272	M12
BB12	VSS173	VSS273	P16
BB16	VSS174	VSS274	M18
BB20	VSS175	VSS275	M22
BB22	VSS176	VSS276	M24
BB24	VSS177	VSS277	M30
BB28	VSS178	VSS278	M32
BB30	VSS179	VSS279	M34
BB38	VSS180	VSS280	M38
BB4	VSS181	VSS281	M4
BB46	VSS182	VSS282	M42
BC14	VSS183	VSS283	M46
BC18	VSS184	VSS284	M8
BC2	VSS185	VSS285	N18
BC22	VSS186	VSS286	P30
BC26	VSS187	VSS287	N47
BC32	VSS188	VSS288	P11
BC34	VSS189	VSS289	P18
BC36	VSS190	VSS290	T33
BC40	VSS191	VSS291	P40
BC42	VSS192	VSS292	P43
BC48	VSS193	VSS293	P47
BD46	VSS194	VSS294	P7
BD5	VSS195	VSS295	R2
BE22	VSS196	VSS296	R48
BE26	VSS197	VSS297	T12
BE40	VSS198	VSS298	T31
BE10	VSS199	VSS299	T37
BE12	VSS200	VSS300	T4
BE16	VSS201	VSS301	W34
BE20	VSS202	VSS302	T46
BE22	VSS203	VSS303	T47
BE24	VSS204	VSS304	T8
BE26	VSS205	VSS305	V11
BE28	VSS206	VSS306	V17
BD3	VSS207	VSS307	V26
BF30	VSS208	VSS308	V27
BF38	VSS209	VSS309	V29
BF40	VSS210	VSS310	V31
BF8	VSS211	VSS311	V36
BG17	VSS212	VSS312	V38
BG21	VSS213	VSS313	V43
BG33	VSS214	VSS314	V7
BG44	VSS215	VSS315	W17
BG8	VSS216	VSS316	W19
BH11	VSS217	VSS317	W2
BH15	VSS218	VSS318	W27
BH17	VSS219	VSS319	W48
BH19	VSS220	VSS320	X12
H10	VSS221	VSS321	Y4
BH27	VSS222	VSS322	Y42
BH31	VSS223	VSS323	Y46
BH33	VSS224	VSS324	Y8
BH35	VSS225	VSS325	Y8
BH39	VSS226	VSS326	Y8
BH43	VSS227	VSS327	Y8
BH7	VSS228	VSS328	Y8
D3	VSS229	VSS329	Y8
D12	VSS230	VSS330	Y8
D16	VSS231	VSS331	Y8
D18	VSS232	VSS332	Y8
D22	VSS233	VSS333	Y8
D24	VSS234	VSS334	Y8
D26	VSS235	VSS335	Y8
D30	VSS236	VSS336	Y8
D32	VSS237	VSS337	Y8
D34	VSS238	VSS338	Y8
D38	VSS239	VSS339	Y8
D42	VSS240	VSS340	Y8
D8	VSS241	VSS341	Y8
E18	VSS242	VSS342	Y8
E26	VSS243	VSS343	Y8
G18	VSS244	VSS344	Y8
G20	VSS245	VSS345	Y8
G26	VSS246	VSS346	Y8
G28	VSS247	VSS347	Y8
G36	VSS248	VSS348	Y8
G48	VSS249	VSS349	Y8
H12	VSS250	VSS350	Y8
H18	VSS251	VSS351	Y8
H22	VSS252	VSS352	Y8
H24	VSS253		
H26	VSS254		
H30	VSS255		
H32	VSS256		
H34	VSS257		
F3	VSS258		

PCH1H			8 OF 10
H5	VSS0		
AA17	VSS1	VSS80	AK38
AA2	VSS2	VSS81	AK4
AA3	VSS3	VSS82	AK42
AA33	VSS4	VSS83	AK46
AA34	VSS5	VSS84	AK8
AB11	VSS6	VSS85	AL16
AB14	VSS7	VSS86	AL17
AB39	VSS8	VSS87	AL19
AB4	VSS9	VSS88	AL2
AB5	VSS10	VSS89	AL21
AB7	VSS11	VSS90	AL23
AC19	VSS12	VSS91	AL26
AC2	VSS13	VSS92	AL27
AC21	VSS14	VSS93	AL31
AC24	VSS15	VSS94	AL33
AC33	VSS16	VSS95	AL34
AC34	VSS17	VSS96	AM11
AC48	VSS18	VSS97	AM14
AD10	VSS19	VSS98	AM14
AD11	VSS20	VSS99	AM36
AD12	VSS21	VSS100	AM39
AD13	VSS22	VSS101	AM43
AD19	VSS23	VSS102	AM45
AD24	VSS24	VSS103	AM46
AD26	VSS25	VSS104	AM7
AD27	VSS26	VSS105	AN2
AD33	VSS27	VSS106	AN29
AD34	VSS28	VSS107	AN3
AD36	VSS29	VSS108	AN31
AD37	VSS30	VSS109	AP12
AD38	VSS31	VSS110	AP19
AD39	VSS32	VSS111	AP28
AD4	VSS33	VSS112	AP30
AD40	VSS34	VSS113	AP32
AD42	VSS35	VSS114	AP38
AD43	VSS36	VSS115	AP4
AD45	VSS37	VSS116	AP42
AD46	VSS38	VSS117	AP46
AD8	VSS39	VSS118	AP8
AE2	VSS40	VSS119	AR2
AE3	VSS41	VSS120	AR48
AE10	VSS42	VSS121	AT11
AE12	VSS43	VSS122	AT13
AE14	VSS44	VSS123	AT18
AE16	VSS45	VSS124	AT22
AE19	VSS46	VSS125	AT26
AE24	VSS47	VSS126	AT28
AE26	VSS48	VSS127	AT30
AE27	VSS49	VSS128	AT32
AE29	VSS50	VSS129	AT34
AF31	VSS51	VSS130	AT39
AF38	VSS52	VSS131	AT42
AF4	VSS53	VSS132	AT46
AF42	VSS54	VSS133	AT7
AF46	VSS55	VSS134	AT7
AF5	VSS56	VSS135	AT7
AF7	VSS57	VSS136	AT7
AF8	VSS58	VSS137	AT7
AG19	VSS59	VSS138	AT7
AG2	VSS60	VSS139	AT7
AG31	VSS61	VSS140	AT7
AG48	VSS62	VSS141	AT7
AH11	VSS63	VSS142	AT7
AH3	VSS64	VSS143	AT7
AH36	VSS65	VSS144	AT7
AH39	VSS66	VSS145	AT7
AH40	VSS67	VSS146	AT7
AH42	VSS68	VSS147	AT7
AH46	VSS69	VSS148	AT7
AH7	VSS70	VSS149	AT7
AJ19	VSS71	VSS150	AT7
AJ21	VSS72	VSS151	AT7
AJ24	VSS73	VSS152	AT7
AJ33	VSS74	VSS153	AT7
AJ34	VSS75	VSS154	AT7
AK12	VSS76	VSS155	AT7
AK3	VSS77	VSS156	AT7
	VSS78	VSS157	AT7
	VSS79	VSS158	AT7

PANTHER-GP-NF

GP

<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
PCH(9/9): GND		
Size	Document Number	Rev
A3	Colossus	1
Date:	Monday, December 26, 2011	Sheet 25 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH XDP

Size

A3

Document Number








Colossus

Rev

1


Date: Monday, December 26, 2011

Sheet 26 of 103




CB VERSION A/D(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
SA	100.0K	10.0K	3.0V
SB	100.0K	20.0K	2.75V
SC	100.0K	33.0K	2.48V
SD	100.0K	47.0K	2.24V
-1	100.0K	64.9K	2.0V
Reserved	100.0K	76.8	1.87V
Reserved	100.0K	100.0K	1.65V

	Model: R15301	Pull-Low Register	Pull-High Register	Typical Voltage
	UMA (35W)	100.0 K	10.0 K	3.000 V
	UMA (45W)	100.0 K	20.0 K	2.750 V
	DIS GL (35W)	100.0 K	33.0 K	2.481 V
	DIS GL (45W)	100.0 K	47.0 K	2.245 V
	UMA (35W)	100.0 K	64.9 K	2.001 V
	DIS GL (35W)	100.0 K	76.8 K	1.967 V
td	DIS GL (45W)	100.0 K	150.0 K	1.850 V
td	DIS GT (35W)	100.0 K	143.0 K	1.358 V
td	DIS GT (45W)	100.0 K	174.0 K	1.204 V
td	UMA (45W)	100.0 K	215.0 K	1.048 V
td	DIS GT (35W)	100.0 K	237.0 K	0.979 V
td	DIS GT (45W)	100.0 K	261.0 K	0.914 V



$$R_{SET}(k\Omega) = 0.0012T^2 - 0.9308T + 96.147$$

where T is the trip temperature in Centigrade.  $R_{SET}$  is the set-point resistance.




## G709/G710



### Pin Description

PIN	NAME	FUNCTION
G709	G710	
1	1	SET Temperature Set Point. Connect an external 1% resistor from SET to GND to set trip point.
2	2	GND Ground
3	3	OT Open-Drain Active Low Output.
4	4	HYST Hysteresis Selection. Hysteresis is 10°C for HYST = V <sub>CC</sub> , 2°C for HYST = GND.
5	5	N.C. Not Connected.
5	6	VCC Power-Supply Input.

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
HYST Input Threshold	V <sub>IH</sub>		0.7 x V <sub>CC</sub>	---	---	V
	V <sub>IL</sub>		---	---	0.3 x V <sub>CC</sub>	V




FOR PWM FAN




<Core Design>

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshui, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Thermal/FAN</b>	
File	
Size	Document Number
A2	Colossus
Date	Wednesday, January 04, 2012
Sheet	28 of 103




**SENSE Detect** Headphone Trace = 15mil




## Digital GND & AUD AGND

**Tie Analog GND and Digital GND under codec by a single point**




audio ground must be connect to digital ground with an 80 mil copper bridge located directly under codec to prevent ESD latch up.



**PC BEEP**



**MIC IN** ME update MIC1 Jack

**HeadPhone**

ME update HP1 Jack



◀Core Design▶


緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			<b>Audio Codec 92HD91/HeadphoneAMP</b>		
Size	Document Number				Rev
A2	<b>Colossus</b>				<b>1</b>
Date: Wednesday, January 04, 2012		Sheet 29		of 103	










## Avoid Leakage

## *LanChip Power*

+3.3V\_LAN\_S5 Rising time (10%~90%)  
Spec >1mS and <100mS


**LAN CHIP-RTL8111F**

***25MHz Crystal***




```
KBC Reserved Pin
Isolate# => Low , Isolate LanChip
GPO      => EFuse Strap Pin
```


### *Isolate Strap Pin*



***Regout power plane(1D05V)***




### *Regout Switch*



```
ENSWREG (REGOUT 1D05V)
PH = Enable
PL = Disable
```


# RTS5229

-1 12/15 0201 0 Ohm change to short pad



(RTS5229)U3201 closed near

Vendor info update design issue



<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Card Reader-RTS5229		
Size	Document Number	Rev
A3	Colossus	1
Date: Wednesday, January 04, 2012 Sheet 32 of 103		

( Blanking )

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title1394

SizeA3

Document NumberColossus

Rev1

Date: Monday, December 26, 2011Sheet 33 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
Colossus

Rev  
1

Date: Monday, December 26, 2011

Sheet 34 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3



Document Number  
Colossus

Rev  
1

Date: Monday, December 26, 2011


Sheet 35 of 103

# Power Sequence



## ANNIE Run Power


Run power follow TOP-1



### 1D5V\_S0

MAX Current 3000 mA  
Design Current 2100 mA

Total= 11.39A



<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Power Plane Enable		
Size A3	Document Number	Rev 1
Colossus		
Date: Wednesday, January 04, 2012	Sheet 36	of 103



(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

ADAPTER


Size  
A3

Document Number  
Colossus

Date: Monday, December 26, 2011

Sheet 37 of 103



Rev  
1




**WWW.AliSaler.Com**

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.









Volterra's suggestion:  
The total output MLCC is 30x22uF for 3-PHASE VCC  
The total output MLCC is 20x22uF+4x10uF for 2-PHASE VCCAXG


Boot Voltage	PR4265	PR4204
0V	887ohm	825ohm
1V	215ohm	191ohm







Iomax=16A  
OCP>26A



<Variant Name>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
SN1003055RUWR	
Size	Document Number
A3	Colossus
Date: Wednesday, January 04, 2012	Sheet 45 of 103

$$V_{out} = 0.75 * (1 + R1/R2)$$

Close to output cap pin1, not inside of the output cap


◀Core Design▶

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>RT8207MZ 1D5V &amp; 0D75V</b>			
Size A2	Document Number		Rev
	<b>Colossus</b>		<b>1</b>
Date:	Thursday, January 05, 2012		Sheet 46 of 103

# RT8068A for 1D8V\_S0




<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			RT8068A 1D8V		
Size	Document Number				Rev
A3	Colossus				1
Date:	Wednesday, January 04, 2012				Sheet 47 of 103

# TPS51461 for VCCSA



VID0	VID1	VCCSA
L	L	0.9V
L	H	0.8V
H	L	0.725V
H	H	0.675V



<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
TPS51461 VCCSA		
Size	Document Number	Rev
A3	Colossus	1
Date:	Wednesday, January 04, 2012	Sheet 48 of 103



CAP CLOSED IN LVDS1

<Core Design>

**緯創資通 Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title


**LCD Connector**

Size A3 Document Number

**Colossus**

Date: Wednesday, January 04, 2012 Sheet 49 of 103

Rev 1



The schematic diagram illustrates the power supply and CRT driver circuitry. It begins with a power input section (PCH\_RED, PCH\_GREEN, PCH\_BLUE) connected to a network of resistors (R5005, R5006, R5007) and capacitors (C5001-C5006). The input is filtered by a network of capacitors (C5008-C5011) and a common-mode choke (CMC). The output of the filter is connected to the CRT driver circuitry, which includes a network of resistors (R5005, R5006, R5007) and capacitors (C5001-C5006). The CRT driver circuitry is connected to the CRT panel (CRT\_RED, CRT\_GREEN, CRT\_BLUE) and the CRT sync lines (CRT\_SYNC, CRT\_HSYNC, CRT\_VSYNC, CRT\_DDCCLK, CRT\_DDCDATA).

**Power Input Section:**

- Input lines: 20 PCH\_RED, 20 PCH\_GREEN, 20 PCH\_BLUE.
- Resistors: R5005, R5006, R5007.
- Capacitors: C5001, C5002, C5003, C5004, C5005, C5006.
- Common-mode choke: CMC.

**Filtering and Regulation Section:**

- Capacitors: C5008, C5009, C5010, C5011.
- Common-mode choke: CMC.

**CRT Driver Section:**

- Resistors: R5005, R5006, R5007.
- Capacitors: C5001, C5002, C5003, C5004, C5005, C5006.
- Common-mode choke: CMC.

**CRT Panel and Sync Lines:**

- CRT\_RED, CRT\_GREEN, CRT\_BLUE.
- CRT\_SYNC, CRT\_HSYNC, CRT\_VSYNC, CRT\_DDCCLK, CRT\_DDCDATA.

### CRT Hsync & Vsync level shift

5V\_CRT\_S0

C5007

SCD1U10X2K-50P

**73.1G125.0JH**  
2ND = 73.1G125.0DG  
3RD = 73.07125.0AG

U5001

OE# VCC

A

GND Y

74AHCT1G125GW-1-GP

20 CRT\_HSYNC >>>

**73.1G125.0JH**  
2ND = 73.1G125.0DG  
3RD = 73.07125.0AG

U5002

OE# VCC

A

GND Y

74AHCT1G125GW-1-GP

20 CRT\_VSYNC >>>


HSYNC 5  
VSYNC 5

RN5005


SRN33J-50P-U

CRT\_HSYNC\_CON  
CRT\_VSYNC\_CON


# WWW.AliSaler.Com HDMI Level Shifter & CONNECTOR



Close to GPU



Close to HDMI Connector




2ND = 84.2N702.E3F

## Routing Guidelines:

CTRLDATA must be routed longer than CTRLCLK within 1000 mils (25.4 mm).  
The total delay on CTRLDATA should be longer than CTRLCLK.

WWW.AliSaler.Com

## HDMI CONN



<Core Design>

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
HDMI Level Shifter/Conn		
Size	Document Number	Rev
A3	Colossus	1
Date: Wednesday, January 04, 2012		
Sheet 51 of 103		

( Blanking )

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Display Port

Size

A3

Document Number

Colossus

Date:

Monday, December 26, 2011

Rev

1

Sheet

52

of

103



(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

A3

Colossus

1

Date: Monday, December 26, 2011

Sheet 53 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
Colossus

Rev  
1

Date: Monday, December 26, 2011Sheet 54 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

A3

Colossus




1

Date: Monday, December 26, 2011



Sheet 55 of 103

# SATA HDD1 Connector


CHECK HDD conn model pin define\_ME wire



# ODD Connector





## SATA Zero Power ODD



When the drive is powered on, the FET to the MD/DA pin drive is OFF.  
When the drive is powered off, the FET to the MD/DA pin is ON

## SUPPORT ZERO SATA ODD



# SATA HDD2 Connector

<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

HDD/ODD			
Size	Document Number	Rev	1
A3	Colossus		
Date:	Wednesday, January 04, 2012	Sheet	56 of 103

( Blanking )

<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**ESATA**

Size  
A3


Document Number  
**Colossus**

Rev  
**1**

Date: Monday, December 26, 2011

Sheet 57 of 103


## Main Speaker Connector



GAIN 18dB

G1	G0	V/V	Gain	dB
0	0	2	6	
0	1	4	12	
1	0	8	18	
1	1	16	24	

## 2ND Speaker Connector




-1:12/09 R58010.R58011 Change into R5810 R5811

<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
SPEAKER CONN			
Size A3	Document Number Colossus		Rev 1
Date: Wednesday, January 04, 2012		Sheet 58 of	103



- (1) route on bottom as differential pairs.
- (2) Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- (3) No vias, No 90 degree bends.
- (4) pairs must be equal lengths.
- (5) 6mil trace width, 12mil separation.
- (6) 36mil between pairs and any other trace.
- (7) Must not cross ground moat,  
except RJ-45 moat.



## <Core Design>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

### RJ45+Transformer

Size  
A3

Document Number	
-----------------	--

## Colossus

Rev
1


Date: Wednesday, January 04, 2012

Sheet 59 of 103

SSID = Flash.ROM

# SPI FLASH ROM (8M byte) for PCH & KBC

**Notes:**  
The total SPI interface signal between EC and PCH can't not exceed 6500mil. The mismatch between SPI signal must be within 500mil




-1 1223 Reversed TP6001~TP6008 / R6007~R6010 is DY  
1, 測試點請使用14mil, 測試之間距離75mil以上。  
2, 測試點必須在Top層。



RESERVED USB 2.0/3.0 BD

SSID = USB

Power switcher Low active



<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**USB Power SW USB IO**

Size  
A3

Document Number


**Colossus**

Rev  
**1**

Date: Wednesday, January 04, 2012

Sheet 61 of 103


### Power switcher Low active





### USB 3.0 Connector Pin definition

Pin	Signal
1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+ SuperSpeed RX
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+ SuperSpeed TX


### USB3\_1




### USB3\_2



### Ultra Low Capacitance TVS Arrays (Pin5.6.7.8 No Internal Connection)



### Ultra Low Capacitance TVS Arrays (Pin5.6.7.8 No Internal Connection)



<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>USB3.0</b>		
Size	Document Number	Rev
A3	<b>Colossus</b>	<b>1</b>
Date:	Thursday, January 05, 2012	Sheet 62 of 103

( Blanking )

<Variant Name>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Resered(Bluetooth)**

Size  
A3




Document Number  
**Colossus**

Rev  
**1**

Date: Monday, December 26, 2011

Sheet 63 of 103

# Finger Printer



-1 12/23 FP1 change source

<Core Design>

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title			
<div>Finger Print Conn</div>			
Size	Document Number		Rev
A4	Colossus		1
Date:	Wednesday, January 04, 2012	Sheet 64 of	103



SSID = Wireless

# Mini-Card--WLAN

Half minicard

## Mini-Card--WLAN

Half minicard



51 BT\_DISABLE\_L  
(low active to disable Bluetooth)

Pin	Active	Function
5	High(3V)	GPIO/BT_WAKE
20	High(3V)	WIFI_Enable
47	Reserved	BT_PRISEL(coexistence)
51	Reserved	BTCX_STAT(coexistence)

WIFI\_RF\_EN 27  
PLT\_RST# 5,21,27,31,32,36,71,82,83,103

USB\_PN5\_RFEL6501  
USB\_PP5\_RFEL6502

1-1 1226 del TR6501

2ND = 20.F1697.052  
3RD = Main:62.10043.F91

677869-FM8

- 1st 677869-FM8
- 2nd 677869-AM8
- 3rd 677869-BM8
- 4th 677869-LM8

WWW.AliSaler.Com

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

MINICARD(WLAN+Bluetooth)/CONN

Size

A4

Document Number

Colossus

Date

Wednesday, January 04, 2012

Sheet

65

of

103

Rev

1

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
Colossus

Rev  
1

Date: Monday, December 26, 2011Sheet 66 of 103

(Blanking)

<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3

Document Number  
**Colossus**

Date: Monday, December 26, 2011


Sheet 67 of 103

Rev  
**1**


SSID = User.Interface

# On Keyboard LEDs


## Cap locks LED (White)




## Mute LED (Amber)



## Wireless LED (White-On, Amber-Off)



## Touchpad LED (Amber)




<Core Design>

<p>緯創資通 Wistron Corporation</p> <p>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p>Title</p> <p><b>LED Bard/Power Button</b></p>	
Size A4	Document Number
<p><b>Colossus</b></p>	
Date: Wednesday, January 04, 2012	Sheet 68 of 103




SSID = KBC


## Internal KeyBoard Connector




KB\_BL\_DETECT  
HIGH = BL SKU  
LOW = NON-BL SKU





## Internal KeyBoard Backlight Connector



## A Cover Logo Backlight



## Touch Pad



(Hall sensor at Power BD )

<Core Design>

緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size  
A3


Document Number  
Colossus

Rev  
1

Date: Monday, December 26, 2011

Sheet 70 of 103

## DEBUG BD for Factory Test



ZZ.00PAD.Y41

-1 0102

<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Dubug connector**

Size  
A4

Document Number

**Colossus**

Rev  
**1**

Date: Wednesday, January 04, 2012

Sheet 71 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

A3

Colossus

1

Date: Monday, December 26, 2011

Sheet 72 of 103

1

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3


Document Number  
Colossus

Rev  
1

Date: Monday, December 26, 2011

Sheet 73 of 103

## 2 IN1 CARD-READER (SD/MMC)



<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CARD Reader CONN**

Size  
A4

Document Number

**Colossus**

Rev  
**1**

Date: Wednesday, January 04, 2012

Sheet 74 of 103

( Blanking )

<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Express Card**

Size  
A3

Document Number  
**Colossus**

Date: Monday, December 26, 2011

Rev  
**1**

Sheet 75 of 103

(Blanking)

<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3

Document Number  
**Colossus**

Date: Monday, December 26, 2011

Rev  
**1**

Sheet 76 of 103



( Blanking )

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

TPM

Size  
A3

Document Number  
Colossus

Rev  
1

Date: Monday, December 26, 2011

Sheet 77 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size  
A3

Document Number  
Colossus

Rev  
1

Date: Monday, December 26, 2011Sheet 78 of 103

# ACCELEROMETER



Must be placed in the center of the system

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

ACCELEROMETER

Size  
A4

Document Number

Colossus

Rev  
1

Date: Wednesday, January 04, 2012

Sheet 79 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
Colossus

Rev  
1

Date: Monday, December 26, 2011Sheet 80 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

A3


Colossus


1

Date: Monday, December 26, 2011

Sheet 81 of 103







 <b>緯創資通</b>		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>GPU PCIE/STRAPPING(1/5)</b>			
Size A2	Document Number	Rev <b>1</b>	
<b>Colossus</b>			
Date:	Wednesday, January 04, 2012	Sheet 83 of	103














V-FRAM	ROM-SL	Part Reference	Part Number	Value	PCB Footprint
64M16 DDB3 Samsung	PULL DOWN 20K	R8621 (DIS, ROM SD)	64-2002526DL	20K2RZF-L-GF	R4021H6
64M16 DDB3 Hynix	PULL DOWN 15K	R8621	64-1502526DL	15K2RZF-L-GF	R4021H6
128M16 DDB3 Samsung	PULL DOWN 45.3K	R8621	64-3482526DL	34K2RZF-L-GF	R4021H6
128M16 DDB3 Hynix	PULL DOWN 34.8K	R8621	64-4532526DL	45K1RZF-L-GF	R4021H6
128M16 DDB5 Samsung	PULL DOWN 45.3K	R8621	64-3012526DL	30K1RZF-L-GF	R4021H6
128M16 DDB5 Hynix	PULL DOWN 45.3K	R8621	64-4532526DL	45K1RZF-L-GF	R4021H6
128M16 DDB5 Samsung	PULL DOWN 30.1K				
128M16 DDB5 Hynix	PULL DOWN 24.9K				







*Variant Name-		<b>緯創資通</b> <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>GPU-VRAM3.4 (2/4)</b> <b>Colossus</b>			
Size A2	Document Number		Rev 1
Date:	Wednesday, January 04, 2012	Sheet	89 of 103














3V\_VGA\_S0

VGA\_CORE


1.5V\_VGA\_S0





## 1D05V\_VGA

```
3D3V_VGA_S0 should ramp-up before VGA_Core
VGA_Core should ramp-up before 1D5V_VGA_S0
1D5V_VGA_S0 should ramp up
so 1D05V_VGA_S0 EN have to fine tune RC delay
after VGA_Core
```



1D05V\_VGA\_S0  
Design current = 3.8A



### Discharge Circuit



### Discharge Circuit



(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Colossus

Rev

1

Date: Monday, December 26, 2011

Sheet 94 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Colossus

Rev

1

Date: Monday, December 26, 2011

Sheet 95 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size  
A3

Document Number  
Colossus

Rev  
1







Date: Monday, December 26, 2011Sheet 96 of 103



緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>UNUSED PARTS/EMI Capacitors</b>		
Size	Document Number	Rev
A4	<b>Colossus</b>	<b>1</b>
Date:	Wednesday, January 04, 2012	Sheet 97 of 103



<Core Design>


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Change History		
Title	Colossus	Rev 1
Size A3	Document Number	1
Date: Monday, December 26, 2011	Sheet 98 of 103	


# Chief River Platform Power Sequence

(AC mode)

red word: KBC GPIO



## N13P Power-Up/Down Sequence



(DC mode)

red word: KBC GPIO







Figure 18. Recommended Power Off Sequencing Order






PCH SMBus Block Diagram




KBC SMBus Block Diagram





WWW.AliSaler.Com

# Thermal Block Diagram



# Audio Block Diagram





mSATA

677867-FM5

- 1st 677867-FM5
- 2nd 677867-AM5
- 3rd 677867-BM5
- 4th 677867-LM5

Pin #	Name	Description	Pin #	Name	Description
1	Reserved	NC	2	V33	3.3V power
3	Reserved	NC	4	GND	Return Current Path
5	Reserved	NC	6	V15	1.5V power (Unused)
7	Reserved	NC	8	Reserved	NC
9	GND	Return Current Path	10	Reserved	NC
11	Reserved	NC	12	Reserved	NC
13	Reserved	NC	14	Reserved	NC
15	GND	Return Current Path	16	Reserved	NC
Key					
17	Reserved	NC	18	GND	Return Current Path
19	Reserved	NC	20	Reserved	NC
21	GND	Return Current Path	22	Reserved	NC
23	B+	Differential Signal Pair B (Device Tx)	24	V33	3.3V power
25	B-		26	GND	Return Current Path
27	GND	Return Current Path	28	V15	1.5V power (Unused)
29	GND	Return Current Path	30	Reserved	NC
31	A-	Differential Signal Pair A (Device Rx)	32	Reserved	NC
33	A+		34	GND	Return Current Path
35	GND	Return Current Path	36	Reserved	NC
37	GND	Return Current Path	38	Reserved	NC
39	V33	3.3V power	40	GND	Return Current Path
41	V33	3.3V power	42	Reserved	NC
43	GND	Return Current Path	44	Reserved	NC
45	Vendor	No connect at Host side	46	Reserved	NC
47	Vendor	No connect at Host side	48	V15	1.5V power (Unused)
49	DAS/DSS	Drive Activity Signal	50	GND	Return Current Path
51	Presense <sup>2</sup>	Device Presense	52	V33	3.3V power

Note: <sup>1</sup> DAS/DSS signal is not use for this drive. (DAS Signal output is optional)  
<sup>2</sup>: Presense pin is Connected to GND by device side. (220 Ω Pull Down)

<Core Design>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **mSATA**

Size A3 Document Number: **Colossus** Rev 1

Date: Wednesday, January 04, 2012 Sheet 103 of 103